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Abstract— In this work, Metal-insulator-metal (MIM) 
capacitor structures are fabricated in a technology using TiN as 
electrode material. The electrical characterization revealed 
devices with small and large leakage currents. Scanning Electron 
Microscopy (SEM) inspection showed a correlation between high 
leakage currents and large roughness in the dielectric layer of the 
capacitor. Cross-section of leaky capacitors by means of a 
Focussed Ion Beam (FIB) showed a rough edge of the bottom 
electrode and the presence of particles leading to a rough 
dielectric layer. These artefacts are the result of improper wet 
chemical etching of the TiN layer. It is shown, high leakage 
currents and improper etching of the TiN layer are correlated. 
 
Index Terms— Titanium Nitride, Metal-insulator-metal 
(MIM) capacitor, Wet chemical etching 
 
I. INTRODUCTION 
ITANIUM Nitride (TiN) is a metal nitride known for its 
high thermodynamic stability, high corrosion resistance, 
low friction constant, low electrical resistivity, and high 
mechanical hardness. It has found application in IC 
technology as for example diffusion barrier [1], antireflective 
coating [2], gate material [3] and current conductor [4]. In 
MEMS, TiN is used as a heater in micro hotplates [5]. TiN 
can be deposited via a variety of techniques including physical 
vapour deposition (PVD) [6], low pressure chemical vapour 
deposition (LPCVD) [7] and atomic layer deposition (ALD) 
[8]. 
Patterning of TiN is an important step in many technological 
processes, for instance, when TiN is used as heater in micro 
hotplates or as electrode in metal-insulator-metal (MIM) 
capacitors. TiN can be patterned using wet chemical etching 
in a hydrogen peroxide + ammonia solution (H2O2 + NH4OH 
+H20 [9]) or by plasma etching in a chlorine based plasma [3, 
5]. Improper (e.g., non-uniform) etching of TiN can affect 
performance of fabricated device structures. For instance in 
MIM capacitors, non-uniform etching can result in roughening 
the surface and lead to bad dielectric coverage (or bad 
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dielectric quality resulting e.g. in pinholes and voids) during 
the next deposition step. This might cause undesired leakage 
of electrical current through the capacitor dielectric. 
In this work, the electrical characteristics of MIM capacitors 
with TiN electrodes are investigated and related to structural 
properties of the TiN electrode and SiO2 dielectric layers. 
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Fig. 2.  Die map of the 4” wafer with MIM capacitors. Numbers indicate 
positions of the measurements in this paper. 
 
 
Fig. 1.  Schematic overview of the Metal-Insulator-Metal capacitor fabricated 
from thick (100 nm) sputtered TiN and thin (16 nm) ALD TiN. 
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II. DESIGN AND FABRICATION 
The fabrication of MIM capacitors is started by the deposition 
of 100 nm low-stress silicon nitride (SiRN) via low pressure 
chemical vapour deposition (LPCVD) on a standard lowly 
doped (1015 /cm3 B) p-type <100> silicon wafer. Subsequently 
a layer of 100 nm titanium nitride (TiN) is deposited via 
reactive sputtering of titanium (Ti) in Ar/N2 ambient and 
patterned using wet chemical etching in a mixture of hydrogen 
peroxide (H2O2) and ammonia (NH4OH) to become the 
bottom electrode. The bottom electrode is covered with 100 
nm silicon oxide (SiO2) via plasma enhanced chemical vapour 
deposition (PECVD) from nitrous oxide (N2O) and silane (2% 
SiH4 in N2). Next, 100 nm of TiN is deposited and patterned 
to become the thick part of the top electrode, similar to the 
bottom electrode. Subsequently, 15 nm TiN is deposited via 
atomic layer deposition (ALD) to complete the top electrode. 
The ALD TiN film is in-situ passivated by 15 nm aluminum 
oxide (Al2O3) (without vacuum break) and ex-situ by 50 nm 
of PECVD SiO2. Next, the ALD TiN thin film and passivation 
stack are etched using wet chemical etching in H2O2 + 
NH4OH and a hydrofluoric acid solution (HF), respectively. 
After deposition of a second 50 nm SiO2 passivation layer, 
via’s are etched towards the TiN electrodes using HF etchant 
and filled in with 1 μm aluminum to become contact pads. 
A schematic picture of a MIM capacitor is shown in Fig 1. 
MIM capacitors were designed with an arm width of 10 μm; 
so the capacitors had an area of 10 × 10 μm2. A die-map of the 
test wafer is shown in Fig 2. For sheet resistance 
measurements of the TiN electrodes, van der Pauw type test 
structures were used (i.e. Greek Crosses) with an arm with of 
50 μm. The design of these test structures is described in 
detail elsewhere [10]. 
 
 
Fig. 4.  HR-SEM images of MIM capacitors taken at various sample positions (see Fig 2). Overview (top row) and close-up in the central square (bottom row). 
 
Fig. 3.  Current vs voltage characteristics of MIM capacitors taken at various
sample positions (see Fig 2). 
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III. EXPERIMENTAL 
IV-measurements were carried out using a Keithley 4200 
precision semiconductor parameter analyser in combination 
with a Cascade Microtech or Karl Süss PM8 probe station. 
For high resolution scanning electron microscopy (HRSEM) 
and FIB measurements, a FEI dual beam Focussed Ion Beam 
system was used. 
 
IV. RESULTS 
For various MIM capacitors, the leakage current vs applied 
voltage characteristics were measured and are shown in Fig 3. 
A large spread in leakage currents is observed. The leakage 
current is related to the position of the device on the wafer. 
Near the wafer edge (position 1, Fig 2) no significant leakage 
is observed, closer towards the wafer centre (position 2 and 3, 
Fig 2), an increasing leakage current is observed. 
The measured devices were inspected with the HRSEM and 
these images are shown in Fig 4. At position 1, a relatively 
smooth and flat capacitor area is observed. At position 3, the 
surface is much rougher with many bumps. Position 2 shows a 
surface with a roughness somewhere in between that of 
position 1 and 3. 
In order to determine the origin of the roughness in the 
capacitor area, an HRSEM cross-section of a capacitor in the 
region where top and bottom electrodes overlap (see Fig 5) 
was made, using the FIB. In the region where the sputtered 
TiN bottom electrode is etched, particles are present, which 
leads to roughening the overlapping SiO2 and TiN layers. 
Furthermore, a very rough edge of the TiN bottom electrode is 
observed, which proceeds into the overlapping SiO2 and TiN 
layers. These observations, indicating the presence of 
particles, are related to etch process of the TiN layer. 
Next, electrical measurements were carried out on the Greek-
Cross structures. From the measured resistance Rm 
(Rm=Vm/Im), the sheet resistance (R ) is calculated from the 
measured resistance using the standard correction factor of 
π/ln(2) [11]. R  is further plotted against position of the test 
structure on the wafer in Fig 6. A decrease of the sheet 
resistance is observed for positions towards the wafer centre. 
This trend can be explained by converting the same data to 
film thickness using the relation t = ρ / R  with t as the layer 
thickness [cm] and ρ as the resistivity [Ωcm] [12]. Using a 
resistivity value of 130 μΩcm for both TiN layers, the 
thickness of both top and bottom electrode is calculated and 
shown versus wafer position in Fig 7. It is observed that TiN 
layers are ca. 15% thicker at position 3 with respect to 
position 1. This is most likely caused by non uniform 
deposition of the TiN layer, resulting in variations in 
stoichiometry and film thickness. 
Given the significantly thinner TiN layers near the wafer edge, 
we propose that the lower particle density, and hence the 
roughness of SiO2 layer in the capacitor area, are the result of 
improper etching of the TiN layers. In other words particles, 
present in the bottom part of the TiN layer, had effectively 
more time to be etched away with respect to the wafer centre. 
 
Fig. 5.  FIB cross-section of a MIM capacitor (see inset for exact location). 
 
 
Fig. 6.  Sheet resistance measurements (R ) of sputtered top and bottom 
electrodes at various sample positions. 
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The presence of particles led to structural defects and/or 
pinholes in the SiO2 layer. Due to the perfect step coverage of 
the ALD process of the TiN top electrode, these structural 
defects resulted in higher leakage currents of the MIM 
capacitors. 
V. CONCLUSIONS 
Metal-insulator-metal (MIM) capacitors were fabricated in a 
technology using a combination of sputtered and ALD TiN 
layers as electrode materials. The electrical characterization 
revealed devices with small and large leakage currents, which 
was related to the rough dielectric layer of the capacitor. As 
we showed, this roughness was due to the presence of 
particles underneath the dielectric layer and/or rough edges of 
the bottom electrode. These artefacts were caused by improper 
wet chemical etching of the TiN layers. We concluded that 
high leakage currents and improper etching of the TiN layer 
might be correlated. 
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Fig. 7.  TiN thickness vs sample position, extracted from sheet resistance 
measurements (Fig 6) using a resistivity of 130 μΩcm. 
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